


FIG. 1



*FIG. 2*

PIN NO.	NAME OF PIN	I/O	CONTENTS
1	DAT3	I/O	DATA BUS BIT [3]
2	CMD	I/O	COMMAND
3	VSS1	-	GROUND
4	VCC	-	POWER SUPPLY
5	CLK	I	CLOCK
6	VSS2	-	GROUND
7	DAT0	I/O	DATA BUS BIT [0]
8	DAT1	I/O	DATA BUS BIT [1]
9	DAT2	I/O	DATA BUS BIT [2]
10	DAT4	I/O	DATA BUS BIT [4]
11	DAT5	I/O	DATA BUS BIT [5]
12	DAT6	I/O	DATA BUS BIT [6]
13	DAT7	I/O	DATA BUS BIT [7]

FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10






FIG. 12





FIG. 13

TIMING REGISTER	POWER CONSUMPTION	FIRST AUXILIARY BUFFER	SECOND AUXILIARY BUFFER	THIRD AUXILIARY BUFFER
0	DON'T CARE	OFF	OFF	OFF
1	1	ON	OFF	OFF
	2	ON	ON	OFF
	3	ON	ON	ON

FIG. 14

POWER CONSUMPTION PARAMETER REGISTER	SOURCE OSCILLATION FREQUENCY	SYSTEM CLOCK
0 (MAX 100mA)	20MHz	5MHz
1 (MAX 150mA)	20MHz	6.6MHz
2 (MAX 200mA)	20MHz	10MHz
3 (MAX 250mA)	20MHz	20MHz

*FIG. 15**FIG. 16*

POWER CONSUMPTION PARAMETER REGISTER	PARALLEL OPERATIONAL NUMBER OF FLASH MEMORY
0 (MAX 100mA)	1
1 (MAX 150mA)	2
2 (MAX 200mA)	3
3 (MAX 250mA)	4

FIG. 17




FIG. 18




FIG. 19




FIG. 20

POWER CONSUMPTION PARAMETER REGISTER	TIMING REGISTER = 0				TIMING REGISTER = 1			
	BUS WIDTH × 1	BUS WIDTH × 4	BUS WIDTH × 8		BUS WIDTH × 1	BUS WIDTH × 4	BUS WIDTH × 8	
0 (MAX 100mA)	NON- ACTIVATED	NON- ACTIVATED	NON- ACTIVATED		NON- ACTIVATED	NON- ACTIVATED	NON- ACTIVATED	
1 (MAX 150mA)	NON- ACTIVATED	NON- ACTIVATED	NON- ACTIVATED		NON- ACTIVATED	NON- ACTIVATED	ACTIVATED	
2 (MAX 200mA)	NON- ACTIVATED	NON- ACTIVATED	ACTIVATED		NON- ACTIVATED	ACTIVATED	ACTIVATED	
3 (MAX 250mA)	NON- ACTIVATED	ACTIVATED	ACTIVATED		ACTIVATED	ACTIVATED	ACTIVATED	

FIG. 21




FIG. 22




FIG. 23






FIG. 24




**FIG. 25**


STANDARD FOR DATA OUTPUT TIMING IN MMC



**FIG. 26**

STANDARD FOR DATA OUTPUT TIMING IN SD CARD



**FIG. 27**

$t_{cyc}$ : CYCLE TIME  $\geq 19.2\text{ns}$   
 $t_{WL}$ : CLOCK H OR L DURATION  $\geq 6.5\text{ns}$   
 $t_{THL}$ : CLOCK FALL TIME  $\geq 3\text{ns}$   
 $t_{TLH}$ : CLOCK RISE TIME  $\geq 3\text{ns}$   
 $t_{OSU}$ : DATA OUTPUT SETUP TIME  $\geq 5\text{ns}$   
 $t_{OH}$ : DATA OUTPUT HOLD TIME  $\geq 5\text{ns}$